


CJD13003

**SURFACE MOUNT
NPN SILICON
POWER TRANSISTOR**



www.centrasemi.com

DPAK POWER!



DPAK TRANSISTOR CASE

DESCRIPTION:

The CENTRAL SEMICONDUCTOR CJD13003 type is an NPN Silicon Power Transistor manufactured in a surface mount package designed for high voltage, high speed power switching inductive applications.

MARKING: FULL PART NUMBER

MAXIMUM RATINGS: ($T_C=25^\circ\text{C}$ unless otherwise noted)

Collector-Emitter Voltage
Collector-Emitter Voltage
Emitter-Base Voltage
Continuous Collector Current
Peak Collector Current
Continuous Base Current
Peak Base Current
Continuous Emitter Current
Peak Emitter Current
Power Dissipation
Power Dissipation ($T_A=25^\circ\text{C}$)
Operating and Storage Junction Temperature
Thermal Resistance
Thermal Resistance

SYMBOL

V_{CEV} 700
 V_{CEO} 400
 V_{EBO} 9.0
 I_C 1.5
 I_{CM} 3.0
 I_B 750
 I_{BM} 1.5
 I_E 2.25
 I_{EM} 4.5
 P_D 15
 P_D 1.56
 T_J, T_{stg} -65 to +150
 θ_{JC} 8.33
 θ_{JA} 80.1

UNITS

V
V
V
A
A
mA
A
A
A
W
W
 $^\circ\text{C}$
 $^\circ\text{C/W}$
 $^\circ\text{C/W}$

ELECTRICAL CHARACTERISTICS: ($T_C=25^\circ\text{C}$ unless otherwise noted)

SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
I_{CEV}	$V_{CE}=700\text{V}, V_{BE(off)}=1.5\text{V}$			100	μA
I_{CEV}	$V_{CE}=700\text{V}, V_{BE(off)}=1.5\text{V}, T_C=100^\circ\text{C}$			2.0	mA
I_{EBO}	$V_{EB}=9.0\text{V}$			1.0	mA
BV_{CEO}	$I_C=10\text{mA}$	400			V
$V_{CE(SAT)}$	$I_C=500\text{mA}, I_B=100\text{mA}$			0.5	V
$V_{CE(SAT)}$	$I_C=1.0\text{A}, I_B=250\text{mA}$			1.0	V
$V_{CE(SAT)}$	$I_C=1.5\text{A}, I_B=500\text{mA}$			3.0	V
$V_{CE(SAT)}$	$I_C=1.0\text{A}, I_B=250\text{mA}, T_C=100^\circ\text{C}$			1.0	V
$V_{BE(SAT)}$	$I_C=500\text{mA}, I_B=100\text{mA}$			1.0	V
$V_{BE(SAT)}$	$I_C=1.0\text{A}, I_B=250\text{mA}$			1.2	V
$V_{BE(SAT)}$	$I_C=1.0\text{A}, I_B=250\text{mA}, T_C=100^\circ\text{C}$			1.1	V
h_{FE}	$V_{CE}=2.0\text{V}, I_C=500\text{mA}$	8.0		40	
h_{FE}	$V_{CE}=2.0\text{V}, I_C=1.0\text{A}$	5.0		25	
f_T	$V_{CE}=10\text{V}, I_C=100\text{mA}, f=1.0\text{MHz}$	4.0			MHz
C_{ob}	$V_{CB}=10\text{V}, I_E=0, f=0.1\text{MHz}$		20		pF

R2 (4-January 2010)

CJD13003
SURFACE MOUNT
NPN SILICON
POWER TRANSISTOR




ELECTRICAL CHARACTERISTICS - Continued: ($T_C=25^\circ\text{C}$ unless otherwise noted)

SYMBOL	TEST CONDITIONS	MIN	MAX	UNITS
t_d (Note 1)	$V_{CC}=125\text{V}$, $I_C=1.0\text{A}$, $I_{B1}=I_{B2}=200\text{mA}$		0.1	μs
t_r (Note 1)	$V_{CC}=125\text{V}$, $I_C=1.0\text{A}$, $I_{B1}=I_{B2}=200\text{mA}$		1.0	μs
t_s (Note 1)	$V_{CC}=125\text{V}$, $I_C=1.0\text{A}$, $I_{B1}=I_{B2}=200\text{mA}$		4.0	μs
t_f (Note 1)	$V_{CC}=125\text{V}$, $I_C=1.0\text{A}$, $I_{B1}=I_{B2}=200\text{mA}$		0.7	μs

Notes (1) $t_p=25\mu\text{s}$, Duty Cycles \leq 1%

DPAK TRANSISTOR CASE - MECHANICAL OUTLINE



SYMBOL	DIMENSIONS			
	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.250	0.265	6.35	6.73
B	0.205	0.215	5.21	5.46
C	0.374	0.409	9.50	10.40
D	0.235	0.245	5.97	6.22
E	0.025	0.040	0.64	1.02
F	0.025	0.035	0.64	0.88
G	0.030	0.045	0.76	1.14
H	0.090		2.28	
I	0.180		4.57	
J	0.086	0.094	2.19	2.38
K	0.018	0.023	0.46	0.58
L	0.040	0.050	1.02	1.27
M	0.170	-	4.32	-
N	0.020	-	0.51	-
O	0.018	0.023	0.46	0.58

LEAD CODE:
 B) BASE
 C) COLLECTOR
 E) EMITTER
 C) COLLECTOR

MARKING:
 FULL PART NUMBER

DPAK TRANSISTOR (REV: R1)

R2 (4-January 2010)